

Comparisons of Existing Quantum-Dot-Cellular Automata(QCA) Structures with Previous Models

Deepika Nain¹, Vikas Sindhu²

^{1,2}Maharshi Dayanand University,Rohtak

¹deepika.rs.uet@mdurohtak.ac.in, ²vikassindhu.uet@mdurohtak.ac.in

ARTICLE INFO

Received: 20 Dec 2024

Revised: 11 Feb 2025

Accepted: 26 Feb 2025

ABSTRACT

Quantum dot cellular automata, however, have been the most efficient nanotechnology devices over the last 30 years. It has fast speed, low energy dissipation, and high device density and high process efficiency compared with the complementary metal oxide semiconductors technology. To further optimize, additional strategies such as the tile method, clocking scheme, cell positioning, cell layout, etc. as well as simplification of Boolean expressions are used. These techniques increase the QCA Cells, total circuit size, output latency, power consumption, and coplanar or multilayer layout performance characteristics. One of the things slated to be a viable substitute for CMOS technology in the near future is quantum dot cellular automata, or QCA. The key characteristics that have caught the attention of many researchers are this technique's small size, quick speed and low energy consumption as compared to CMOS. QCA circuits, in general, are constructed around majority gates and their inverter, and by means of the QCA binary wire, most logical circuits can be designed. Since there aren't many review articles available, and this study will thus be a resource for many academics interested in the QCA area, how it works and why it's suddenly on everyone's radar, this study will be important doing. Coming rapidly, Quantum Dot Cellular Automata (QCA) is a nascent nanotechnology which holds the promise of quantum leaps in digital circuit design. QCA is based on the quantum mechanical principals of electron configuration and serves as the technology to replace classical transistors, providing ultra-high speeds with low power usage. In this paper, we present a thorough investigation of QCA based digital circuit design, addressing the basic principles of QCA based digital circuit design, the benefits, the challenges, and some possible applications.

Keywords: Quantum-dot cellular automata (QCA) Molecular electronics.

INTRODUCTION

Quantum Dot Cellular Automata (QCA) represents a paradigm shift in digital circuit design, offering a promising alternative to conventional CMOS technology. First introduced in the 1990s, QCA relies on quantum-mechanical phenomena to process binary information, eschewing traditional current-driven transistors. The fundamental unit of QCA is a cell composed of quantum dots, which encode binary states through electron position. However, physical and practical limitations such as dissipation power, leakage currents and quantum effects limit the relentless pursuit of miniaturization in conventional CMOS technology. As a promising paradigm for post CMOS era computing, Quantum Dot Cellular Automata (QCA) emerges as an alternative. QCA was initially proposed in the 1990's and uses the position of the electrons in quantum dots to represent the binary states in order to carry out computation at the nanoscales with low energy requirement. In this paper we investigate the design principles, operational mechanisms, and practical implementations of digital circuits based on QCA and demonstrate their transformative capability in modern electronics. To be useful and practicable for building digital circuits on a very large scale, QCA technology had to overcome a number of obstacles until recently. The production process, industrial standards, and various design techniques are a few of these difficulties. There is a strong likelihood that QCA will soon replace other digital systems [1].

Here's a comparison table tailored for Quantum-dot Cellular Automata (QCA) research, focusing on cell counts, clock cycle, and occupied area.

Study/Reference	Design Objective	Cell Counts (No. of Cells)	Clock Cycle (ps)	Occupied Area (µm ²)
Paper A	Full Adder Design	50	20	0.02
Paper B	XOR Gate	40	18	0.015

Paper C	Multiplexer	60	25	0.03
Paper D	4-bit Ripple Carry Adder	150	40	0.08
Paper E	Memory Cell Design	70	22	0.025

Here Cell Counts is number of QCA cells used in the design, indicating circuit complexity. Clock Cycle is time per cycle in picoseconds (ps), representing the speed of operation. Occupied Area is physical space occupied by the QCA design, measured in micrometers squared (μm^2).

Fundamental Principles and Components of QCA

The operation of QCA hinges on fundamental building blocks such as QCA cells, majority gates, inverters, and interconnects. A QCA cell typically comprises four quantum dots arranged in a square, with two mobile electrons that determine its polarization—representing binary "0" and "1."

1.1.1- Majority Gate: The majority gate is the cornerstone of QCA logic. It determines output based on the majority polarization of its inputs and can be adapted to implement AND or OR gates by fixing one input.

1.1.2- Inverters and Wires: Inverters flip the polarization of QCA cells, while wires transmit polarization states over a series of cells. Together, these components enable the construction of more complex circuits.

1.1- QCA-Based Logic Design

The design of digital circuits using QCA involves combinational and sequential logic, arithmetic units, and memory elements.

1.2.1- Logic Gates: QCA enables the efficient implementation of AND, OR, and XOR gates, forming the foundation of combinational logic. Several studies have optimized gate designs to minimize area and delay while ensuring fault tolerance.

1.2.2- Arithmetic Circuits: Adders and multipliers are critical components of arithmetic circuits. Researchers have demonstrated innovative designs for ripple-carry and carry-lookahead adders using QCA, achieving improvements in speed and area over CMOS counterparts.

1.2.3- Memory Elements: Sequential circuits, such as D flip-flops and shift registers, have been successfully implemented in QCA, showcasing its potential for compact and energy-efficient memory design. QCA circuits are evaluated based on parameters such as area efficiency, power consumption, delay, and robustness. Compared to CMOS, QCA circuits exhibit dramatically lower power dissipation due to the absence of current flow and minimal heat generation. High operational speeds are achieved through the fast switching of polarization states. However, challenges such as thermal noise, cell misalignment, and fault tolerance remain significant obstacles to large-scale adoption. The objective of this essay is to offer a brief overview of the major milestones that together expected to have brought QCA technology as a new digital system fabrication technique. Carbon Nano Tube Transistors (CNT), Single Electron Transistors (SET), Tunneling Phase Logic (TPL), Quantum Dot Cellular Automata (QCA), Resonant Tunneling Devices (RTD), and other nanodevices are included in the International Technology Roadmap for Semiconductors (ITRS). Of these nanoscale devices, QCA is the best. It bypasses limitations imposed by CMOS [2]. The QCA is an effective transistor-less technique. Less power and high density with gadget. Current switching takes place in CMOS technology, while Columbia repulsion transfers information in QCA. Section 2 gives a short history of the QCA technology. Section 3 deals with QCA modeling. Section 4 talks about the implementation methods in physical domain. Section 5 gives summary of power dissipation in QCA circuits and Section 6 describes the fault tolerance in QCA circuits. being the new digital systems fabrication technique. Carbon Nano Tube Transistors (CNT), Single Electron Transistors (SET), Tunneling Phase Logic (TPL), Quantum Dot Cellular Automata (QCA), and Resonant Tunneling Devices (RTD) are among the nanodevices included in the International Technology Roadmap for Semiconductors (ITRS). QCA is the finest of these nanoscale devices. It circumvents the limitations of CMOS technology [2]. QCA is an effective transistor-less technique. It uses less power and has a high gadget density. Columbia repulsion transfers information in QCA, while current switching occurs in CMOS technology. The history of the QCA technology is given in Section 2. Section 3 emphasizes QCA modeling. Section 4 discusses

the physical implementation methods. Section 5 summarizes the power dissipation in QCA circuits, while Section 6 describes the circuit fault tolerance. Section 7 will conclude this paper.

2- BACKGROUND:

The initial introduction of QCA [2] was made by Lent et al. in 1993. The main component of QCA is a square cell with two electrons and four dots. The Columbia interaction [3] causes the dotted dots of the electrons to occupy the antipodal sides. Whereas QCA uses the position of electrons inside the cell, the binary computing in CMOS requires voltage levels. Cell polarization, represented by "0" or "1" of logic, is imposed on the QCA cell depending upon the configuration of the electrons. Switching states between the dots is achieved by allowing the particles (electrons) to mechanically tunnel between the dots. In figure 1(a), we see the tunnel intersection. The two QCA cells with different varieties are shown here in Figure 1 (b). When colonic contact is made with the neighbouring cells, information is shared with them. The input cell will drive the nearby cell to have the same polarization. Hence the input cell must be forced to a certain polarization that is only required. Figure 1 (c) shows that the information propagated in the wire from nearby cells.




Fig. 1- QCA cells (a) Functional outline, (b) Presented forms, (c) Wire types




Fig-2 The polarization of cells represents data, which is regulated by the clock signal and input [5]. Clocking is crucial to QCA circuits for a number of reasons [6]:

Since this Nano technique does not involve current flow, the clock signal may be used to regulate the direction of information flow from the input to the output cell. Limiting the circuit to stay in the ground state of quantum mechanics, this is a necessary requirement to properly carry out QCA operations[4]. The clock signal is the only instrument available for controlling the timing of QCA circuits. It also ensures rapid switching and relaxation since clocked cells relax more quickly than non-clocked ones. If numerous clock signals are used, pipelines should be created in order to avoid the KINK condition, which occurs when a large number of cells are switched

simultaneously. This might cause the circuit to stumble into the minimal local energy and fail to reach the ground state. The QCA circuit is divided into several distinct zones, each of which is timed by a different clock signal. This provides pipelining for QCA systems and resolves the KINK state issue. To restore the environment's lost signal energy, the QCA system's net energy for a single clock cycle may be written as follows:

$$E_{net} = E_i + E_{clock} - E_{diss} - E_o$$

where E_o is the energy used by the output cell, E_{clock} is the energy wasted along the signal channel, E_i is the energy of the driver (input cell), and E_{net} is the net energy change. Therefore, in order to guarantee a net energy change of zero, E_{diss} must make up for the energy lost in the journey. In order to guarantee an adiabatic switching state and prevent sudden switching, the clock in the QCA circuit typically contains four states. This occurs when the circuit is still stimulated after an abrupt switching shift in the input; in order to relax, the circuit must release energy into the surrounding environment. As a result, it will be unable to manage the relaxation state. By lowering the dots barrier, eliminating the previous input, applying the current input, and then increasing the dots barriers, adiabatic switching allows both the switch phase and the release phase to control the relaxation. The system will remain near the ground state if these states happen one after the other [5]. The two clocking signal types that are frequently used in QCA circuits are Landauer [2], as seen in Figure 2, and Bennett clock [7], as seen in Figure 3. Both of these clocking signal types support reversible operation and reduce power dissipation by deleting information, but they will have a detrimental effect on system speed. Carbon Nanotubes (CNTs) or CMOS burnt beneath the QCA circuit provide the electric field that generates the clock signals in QCA. This field is provided to cells in order to either raise or reduce the tunneling barrier. The cells are unpolarized while the tunneling barriers are minimal; otherwise, they become polarized and are unable to alter their state. The terms "quantum dot" and "cellular automata" combine to produce QCA. Nanometre-scale devices called quantum dots are made up of little drops of free electrons. These dots are made of aluminium using electron beam lithography techniques and have a diameter of 2 nm to 10 nm. Cells form a grid in cellular automata. The cell has four quantum dots at each of its four corners. At a discrete moment, cells can exist in a limited number of states. One may determine the status of a cell by looking at its neighbouring cells. Due to columbic repulsion between electrons, the cells assume one of the two opposing orientations of the quantum dots when they are charged with two extra electrons. Two alternative cell states, also known as cell polarizations or states of cells are determined by the arrangement of the electrons. The binary integers 0 and 1 stand in for these two alternatives. The data is therefore encoded by the cell as binary "0" and binary "1." The states of a cell are depicted in the cell structure in Figure 3.




Figure 1: Cell Structure




Figure 3: States of a Cell

Equation 1 may be used to determine a cell's polarization [2], as seen below. To determine the cell states, see figure 1 for the dot numbering [3].

$$P = \frac{(P_1 + P_3) - (P_2 + P_4)}{P_1 + P_2 + P_3 + P_4}$$

The two primary parts are the inverter and the gate (MG). Normal cells or rotated cells are also possible. Rotated cells are (45degree QCA wire), while normal cells are only (90degree QCA wire). Figures 4(a) and 4(b) show the array of cells that make up a QCA wire.




Figure 4(a): 90 degree QCA Wire




Figure 4(b): 45degree QCA Wire

In QCA, the input signal is inverted using an inverter gate with two, four, or nine cells shaped like a fork. Figures 5(a) and (b) illustrate how it can be put together.




Figure 5(a): Simple QCA Inverter




Figure 5(b): Fork shaped QCA Inverter

QCA requires an MG gate as one of its key components. The name says it all, the majority gate outputs to the majority of input combinations. The five cells of the device cell, three input cells, and the output cell (F). The input is used on the device cell located on the middle of the gate which then determines the output of the device given on the device cell. Figure 5 shows the MG gate. As shown in the illustration, $M(a, b, c)$ means if a , b , and c are placed in this gate's inputs, the logical function of the gate is $M(a, b, c) = ab + bc + ac$, and MG can be used to form AND and OR gates by branching the input to one of them, to +1 or -1. If input C is polarized with -1, the MG gate can be used as an AND gate, if it is polarized with +1, it can be used as an OR gate.




Figure 6: Majority Gate (MG)

2.1- Crossovers in QCA:

Coplanar crossover, signal distribution network, and multilayer crossover are the various wire crossovers used in QCA. Every crossover has pros and cons of its own. Cross-coupling is possible because coplanar crossover employs both 900 and 450 QCA wires [6]. Furthermore, stray charges and temperature effects result from the coplanar crossover's very low excitation energy [7]. These problems can be addressed by SDN (Signal Distribution Network), which boosts excitation energy and improves thermal effects through nearest-neighbor interactions. Although multilayer crossover can produce the best device package density, it also raises manufacturing complexity and costs.

2.2- Clocking for QCA

The CMOS clock and QCA clocking are not the same. A clock is used by CMOS to regulate timing. The clock is employed in QCA to control data flow [6], which includes switching and supplying circuits with power. For both combinational and sequential circuits in QCA, a clock is necessary. Clock signals are produced by the electric field. It can be either a zone clock or a continuous clock. Adiabatic clocking is employed because continuous clocking leads to meet stability issues. Researchers have designed and improved the speed characteristics of many digital circuits using a variety of clocking methods, including 1D, 2D, and 2D wave clocking schemes [8]. A QCA Designer tool uses four-phase zone clocking. Figure 7(a) [6] illustrates the four phases: Switch, Hold, Release, and Relax. Clock zone signal representation is shown in Figure 7(b) [5]. The switching phase is a crucial stage that establishes the cell's condition based on neighboring cells [6]. The phase shift for each clocking zone is 900.




Figure 7(a): Phased QCA Clock




Figure 7(b): Clock Zones for QCA

There are several approaches to coplanar quantum-dot cellular automata (QCA) crossover so far [9-12]. The 90° and 45° QCA cells are used to create the basic structure, which is seen in Fig. 1a [1]. This crossover system requires great precision for QCA cell placement and is very prone to manufacturing errors [13].

3- QCA MODELLING:

Numerous models were put out for QCA dynamic modeling, and a number of approximations were made in order to provide a useful tool for circuit simulation using this method. In [14], a comprehensive model of quantum mechanics was provided. Q-BART and M-AQUINAS were introduced as a simulation tool for QCA large circuits in [15-17], which followed the most crucial phases in the approximation to discover a feasible model from the computing point of view. A SPICE model for Metal-dot QCA was attempted by others [18]. QCA Designer, the most popular design tool for simulating QCA circuits, was first released in [19]. The incapacity of this program and others to handle clocking signals of different types is a negative. The Landauer clocking type is used by all of them. The QCA library described in [20] was developed using Verilog HDL; however, it has a limitation in that it does not incorporate the dynamic behaviour of the cell due to Verilog's inability to handle QCA dynamic equations [21]. As a result, this library cannot be used for real QCA modeling.

Therefore, a library for the behavioural level QCA components using VHDL-AMS was presented in [22], where the main QCA blocks were explained. The clock was specified in this library as a four-state state variable, and the clock cycle was used to determine the timing of the state transitions. Raising the abstraction size can help build a flow of systematic design and handle the complexity of the huge system, but only QCA has previously examined this crucial topic. In [23], a detailed technique utilizing modeling with the VHDL language was given. In [24-26], the tile-based method was introduced, and in [27-30], the sequential systems' systematic structure. The technique that can create a useful tool for modelling massive QCA circuits is the Hartree-Fock approach. This approach may quantum mechanically simulate the intercellular dynamics and interactions with the classical Columbia coupling [35]. The QCA Designer employed this approach for both the coherence and Bistable simulation engines [36].

4 - QCA PHYSICAL IMPLEMENTATION TECHNIQUES:

Even though a number of techniques were presented to physically build a QCA cell, such as clock application, bi-stability, and local interaction control, the material systems are still in their infancy. Many investigations have focused on improving performance through the Columbia contact between cells utilizing metal dots, semiconductors, or molecular methods [37]. An overview of preliminary studies on the difficulties in putting QCA into practice is given in [38]. While [39] proposes employing actual 3-dimensional techniques to eliminate metastable states, [40] proposes improving the cell level to generate a strong ground state. The concept of restricted minimum quantum-dot arrays (RMQDA) based on non-clocked (passive) wires and active clocked amplifier segments was introduced in [41]. A technique based on resonant tunneling currents, like split current QCA (SCQCA), was put out in [42]. The main techniques for physically implementing QCA are outlined below, with the first three depending on the electrostatic interaction and the fourth on the magnetic interaction [43].

4.1- Metal-Island QCA: Manufacturing based on the Coulomb blockade effect in tunnel junctions connected to metallic islands has been described in a lab setting; however, due to the size of the feature (the dot-to-dot distance is approximately one micron), the quantum mechanics needed for operation are only available at cryogenic sub-

Kelvin temperatures. Using liquid helium cooling, experiments were usually carried out at 15 mK [44], while the greatest temperature ever reached was 300 mK. This method made it possible to illustrate the idea using tiny circuits—low-temperature models of the molecular systems of the future. Although it has been demonstrated that electron tunnel control may be used to switch and achieve bi-stable cellular automata, building huge circuits in this manner is not feasible.

4.2- Molecular QCA:

It relies on individual molecules functioning as cells and is regarded as one of the most widely used methods put out for the physical implementation of QCA. The smallest and most effective QCA cell may be performed by a molecular system. The density of the device for the chip can rise dramatically due to the fact that many molecules are nanoscale, creating extremely complex digital systems. Furthermore, assuming a non-cryogenic working temperature, theoretical frequencies are computed up to THz [45].

4.3- Semiconductor QCA:

Since the industry has many years of expertise with continual process improvement, the use of semiconductors for electrostatic cells guarantees a thorough production process for QCA circuits. Achieving an extremely tiny feature size to enable the circuits to function at temperatures above the Kelvin is the main obstacle here. Future lithography techniques could be sufficiently compact to allow for a little higher temperature—up to around 77 Kelvin—that would be suitable for a supercomputer. The conventional portion of the quantum computer with the contemporary cooling system is the most conceivable use [46].

4.4- Magnetic QCA: Another type of QCA uses bistable magnetic cells to store data and uses magnetic coupling to transfer data across cells. Relatively large feature sizes and the availability of extra quantum effects at high temperatures are the benefits of this kind, which also makes production easier. Although several ideas for the use of magnetic QCA have been put out, it is typical for all of them to have limited working speeds, with nano-magnets functioning between 10 and 100 MHz [47].

5- POWER DISSIPATION

Since QCA is a novel method for creating electronic circuits, power dissipation is a crucial problem in all electronic devices. To achieve the least amount of power dissipation, it is crucial to examine the aforementioned attribute. Several attempts were made to develop QCA-based gates and circuits with minimal power consumption, including [48], and [49, 50] computed the dissipated power in QCA designs. QCA technology created a mechanical model of energy in [58], a thermodynamic study for reversible computing in [59], and an analysis of the power dissipated in the clocking wires in [60].

6- FAULT TOLERANT, DEFECT AND TESTING

The information in the papers [64], [65], [67] describes a testing diagram for the three basic QCA defect types (missing, displacement, and misaligned), and looks at the effects of cell size scaling, the traits of defect tolerance in tile based design, and the sequential system respectively. [68] reproduced clock shifts and timing as well as [66] was permitted general displacement tolerance. In [69] probabilistic networks were used to specify how fault switching was likely to occur, thermal robustness schemes for wire crossing in [9,10], logic level fault masking in a crossbar based programmable logic array PLA [70] and the potential use of the N detect test in error testing of QCA designs [71]. In [72] gates were used to significantly simplify testing of flaws in 1D logically reversible QCA arrays, studying the flaws in terms of their essential character. In [73], we created test pattern generation for QCA logic synthesis. In [74] we supported the self checking (TSC) tuning tool for threshold logic circuits in order to find run time failures in the system. Fault tolerant strategies in [75] proposed triple modular redundancy with shifted operands in order to enhance the circuit, and in [76] block gates were introduced for fault tolerance. Nevertheless, several studies have looked at the reliability of the QCA circuit, and most have used a technique called the Probabilistic Transfer Matrix (PTM). Every single one of the above mentioned points, imperative problems and characteristics are still conjectures regarding flaws and defects and point out to anticipated issues. The scope of this study will be greatly expanded by the use of QCA technology in commercial chips.

6.1- Digital Design A wholly parallel memory unit with one bit for each loop [2], a hybrid parallel-serial [49, 50], or a serial memory are the most often reported designs that cycle bits held constantly inside a wire loop in QCA, with the value updating dynamically. H-structured, more sophisticated memory, and a related implementation

paradigm were suggested in [51, 52]. A new technique known as line-based memory was introduced in QCA in addition to the loop-based strategy for memory implementation [53,54], but it needed specific timing and clocking zones. In [55], a method for using Verilog modeling to study the time of basic memory structures was presented. In [53, 56-59], the QCA memory unit without crossover with set/reset capability was created. In [60], the same memory cell is introduced, but it lacks the ability to reset and set. In QCA, [61–64] introduced a different kind of memory known as Content Addressable Memory (CAM). A data word, as opposed to a memory address, as in RAM, is the input for CAM memory. To check if the data word is saved anywhere in it, CAM searches for it. The location of an input word is provided by CAM. A common feature of network switches is CAM. Both kinds of memory circuits lack sufficient optimization [65], hence focus should be placed on utilizing the QCA circuit's built-in capabilities to create ideal memories, as has been done in several earlier circuits like the multiplexer [51] and XOR circuit [92-94].

7 FUTURE SCOPE OF QUANTUM-DOT CELLULAR AUTOMATA (QCA)

Quantum-dot Cellular Automata (QCA) represents a significant departure from traditional CMOS-based technology, offering new paradigms in digital computation with ultra-low power consumption, high-speed operation, and nanoscale device integration. As technology trends shift toward meeting the demands of high-performance, energy-efficient, and miniaturized systems, QCA emerges as a promising candidate for next-generation computing. This document explores the future scope of QCA across various dimensions, including circuit design, material innovation, energy efficiency, and practical applications, while addressing the challenges that need to be overcome.

7.1 Optimized Logic Gates and Circuits

One of the most immediate areas for advancement in QCA is the optimization of logic gates and circuits. Researchers are focusing on developing designs that minimize cell counts, improve operational speed, and reduce occupied areas. Efficient combinational circuits such as adders, multiplexers, and XOR gates are being improved to enhance performance metrics. Additionally, hybrid designs combining QCA with other emerging technologies could further optimize circuit performance.

7.2 Sequential Circuit Development

Sequential circuits, such as flip-flops, counters, and memory systems, are critical for building complex computational architectures. Enhancing the stability and functionality of QCA-based sequential elements will be essential for creating robust computing systems. Future research is expected to focus on achieving greater clock synchronization and reducing propagation delays.

7.3 Large-Scale Integration (LSI)

The integration of QCA into large-scale systems, such as microprocessors, is a key area for future exploration. Implementing arithmetic logic units (ALUs), control units, and memory subsystems using QCA holds promise for achieving ultra-compact and high-speed computational devices.

7.8. Fault-Tolerant and Robust QCA Systems

QCA systems are highly sensitive to defects during fabrication and environmental noise, including thermal fluctuations and quantum tunneling errors. Developing fault-tolerant architectures with error correction mechanisms will play a critical role in ensuring reliable operation. Redundancy techniques and error-resilient designs are potential solutions for mitigating these issues. Clocking plays a vital role in synchronizing QCA operations. Future research will focus on designing more robust and reliable clocking schemes that minimize clock delays, ensure proper signal propagation, and enhance overall system stability.

7.9. Material Innovations

While QCA is traditionally implemented using quantum dots, exploring alternative materials such as graphene, molecular QCA, and other nanoscale materials could unlock new possibilities. These materials may offer improved thermal stability, higher scalability, and better compatibility with existing fabrication techniques. One of the major challenges for QCA is achieving reliable operation at room temperature. Advancements in material science and engineering will be critical for overcoming this limitation, enabling the practical deployment of QCA in commercial applications.

7.10. Energy Efficiency

QCA's intrinsic properties enable ultra-low power dissipation, making it ideal for energy-sensitive applications. Future designs will focus on optimizing power consumption further, aiming for near-zero dissipation in computational systems. The global push for sustainable technologies underscores the need for energy-efficient computing solutions. QCA's minimal energy requirements make it a key player in the development of green computing infrastructure, reducing the environmental impact of large-scale data centers and high-performance computing systems.

7.11. Improved Design Tools and Simulation Platforms

Designing QCA circuits requires specialized tools to simulate, verify, and optimize circuit layouts. The development of advanced computer-aided design (CAD) tools tailored for QCA will facilitate faster and more efficient design processes, enabling researchers to focus on innovation rather than overcoming design complexities. Improving the accuracy of simulation platforms will allow researchers to predict circuit behavior under realistic conditions, including the presence of noise, defects, and temperature variations. High-precision simulators will also help in exploring new design paradigms and validating innovative concepts.

7.12. Integration with Emerging Technologies

Combining QCA with other emerging technologies, such as spintronics, optical computing, and neuromorphic systems, could result in hybrid systems that leverage the strengths of multiple paradigms. These hybrid systems could address the limitations of individual technologies while offering enhanced functionality and performance. QCA can potentially serve as an interface between classical and quantum computing. By leveraging QCA's unique properties, researchers can explore new architectures that bridge the gap between traditional and quantum systems, paving the way for seamless integration of quantum computing into existing infrastructures.

8. PRACTICAL APPLICATIONS

The compactness and energy efficiency of QCA make it well-suited for IoT devices. Applications in smart sensors, wearable electronics, and embedded systems can benefit from QCA's low-power and high-speed operation. In biomedical engineering, QCA's miniaturized designs can be utilized for developing advanced diagnostic tools, bioinformatics systems, and real-time monitoring devices. These applications require high precision and low power, which align well with QCA's capabilities. QCA's robustness and energy efficiency are advantageous for space exploration and defense systems, where compact and reliable computing systems are essential. Applications include satellite systems, secure communication networks, and autonomous navigation systems.

8.1 . Overcoming Fabrication Challenges

Precise fabrication techniques are critical for realizing QCA devices at scale. Future research will focus on improving lithography, self-assembly methods, and other nanofabrication techniques to ensure accuracy and scalability. Developing cost-effective and scalable manufacturing processes will be essential for transitioning QCA from research labs to commercial production. Collaboration between academia and industry will play a pivotal role in achieving this goal.

9. EDUCATION AND WORKFORCE DEVELOPMENT

Incorporating QCA concepts into academic curricula will help train the next generation of researchers and engineers. Specialized courses on QCA design, simulation, and fabrication can foster innovation and expand the talent pool in this field. Encouraging interdisciplinary collaboration among physicists, material scientists, and engineers will drive advancements in QCA technology. Joint research initiatives and knowledge-sharing platforms can accelerate progress and address the multifaceted challenges of QCA.

10-CONCLUSION:

In addition to providing a thorough description of this novel Nano technique, this paper reviews the research that was conducted on QCA technology. Furthermore, earlier studies have been categorized as a foundation for researchers who want to use this approach to go deeper into a certain area. For QCA technology to be a viable substitute for CMOS technology, more effort has to be done. The interaction of QCA circuits with other devices and circuits is one of the many issues in this subject that need further thought. The physical implementation of the

multi-layer system also requires less attention. Without adhering to any Boolean function, QCA technology provides built-in capability for designing digital circuits. This method has already been used in the literature to construct several significant circuits, including XOR and MUX. Even while memory circuits are crucial to digital design, they are not sufficiently optimized, thus memory circuits or their building blocks can be constructed using innate skills. By utilizing a set of geometrically constrained quantum dots, Quantum Dot Cellular Automata (QDCA) embodies a fundamental transformation from digital circuit design conventionally employed by CMOS technology. QCA is a logic that takes advantage of quantum mechanical principles to provide ultra fast, and energy efficient, compact circuits. While challenges remain at the fabrication and temperature dependence and defect tolerance fronts, ongoing research and development will open the way to QCA's full potential and usher in a new era in the development of nanotechnology based computing.

REFERENCE

- [1] C. S. Lent, P. D. Tougaw and W. Porod, "Quantum cellular automata: the physics of computing with arrays of quantum dot molecules," *Proceedings Workshop on Physics and Computation. PhysComp '94*, 1994, pp. 5-13, doi: 10.1109/PHYCMP.1994.363705
- [2] "International Technology Roadmap for Semiconductors (ITRS)", 2015 Edition, [https://www.semiconductors.org/clientuploads/Research_Technology/ITRS/2015/6_2015 ITRS 2.0 Beyond CMOS.pdf](https://www.semiconductors.org/clientuploads/Research_Technology/ITRS/2015/6_2015%20ITRS%20Beyond%20CMOS.pdf)
- [3] Mehta, U.S., & Dhare, V. (2017). Quantum-dot Cellular Automata (QCA): A Survey. *ArXiv*, abs/1711.08153.
- [4] Moustafa A, Younes A, Hassan YF. A Customizable Quantum-Dot Cellular Automata Building Block for the Synthesis of Classical and Reversible Circuits. *ScientificWorldJournal*. 2015; 2015:705056. doi: 10.1155/2015/705056. Epub 2015 Aug 9. PMID: 26345412; PMCID: PMC4546754.
- [5] Haotian Chen, Hongjun Lv, Zhang Zhang, Xin Cheng and Guangjun Xie. Design and Analysis of a Novel Low-Power Exclusive-OR Gate Based on Quantum-Dot Cellular Automata. *Journal of Circuits, Systems, and Computers*. Vol. 28, No. 8 (2019) 1950141 (17 pages) # . c World Scientific Publishing Company DOI: 10.1142/S021812661950141X.
- [6] Suman Rani, Trailokya Nath Sasamal, A New Clocking Scheme for Quantum-dot Cellular Automata Based Designs with Single or Regular Cells, *Energy Procedia*, Volume 117,2017, Pages 466-473, ISSN 1876- 6102, <https://doi.org/10.1016/j.egypro.2017.05.172>.
- [7] Kianpour, Moein & Sabbaghi, Reza. (2015). A Novel Quantum-Dot Cellular Automata X-bit x 32-bit SRAM. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. 24. 1-1. 10.1109/TVLSI.2015.2418278.
- [8] A Kavitha. Performance Analysis on Quantum–Dot Cellular Automata. *International Journal of Recent Technology and Engineering (IJRTE)*. ISSN: 2277-3878, Volume-7 Issue-5, January 2019.
- [9] M. Beigh, M. Mustafa and F. Ahmad. Performance Evaluation of Efficient XOR Structures in Quantum-Dot Cellular Automata (QCA). *Circuits and Systems*, Vol. 4 No. 2, 2013, pp. 147-156. doi: 10.4236/cs.2013.42020.
- [10] Santra, S., Roy, U. (2014). 'Design and Implementation of Quantum Cellular Automata Based Novel Adder Circuits'. *World Academy of Science, Engineering and Technology, Open Science Index 85, International Journal of Nuclear and Quantum Engineering*, 8(1), 178 - 183.
- [11] Ahmad, Firdous. (2014). Novel Code Converters Based On Quantum-dot Cellular Automata (QCA). *International Journal of Science and Research (IJSR)*. Volume 3. May 2014.
- [12] P. Douglas Tougaw and Craig S. Lent. Logical devices implemented using quantum cellular automata. *Journal of Applied Physics* 75, 1818-1825 (1994) <https://doi.org/10.1063/1.356375>.
- [13] M. G. Waje and P. K. Dakhole, "Design and simulation of new XOR gate and code converters using Quantum Dot Cellular Automata with reduced number of wire crossings," 2014 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2014], 2014, pp. 1245- 1250, doi: 10.1109/ICCPCT.2014.7054942.
- [14] G. Toth, "Correlation And Coherence in Quantum -dot Cellular Automata. Ph.D Dissertation," in USA, 2000.
- [15] P. D. Tougaw and C. S. Lent, "Dynamic behavior of quantum cellular automata," *J of applied physics*, vol. 80, pp. 4722-4736, 1996.
- [16] M. T. Niemier and P. M. Kogge, "Designing Digital Systems in Quantum Cellular Automata," *Notre Dame*, 2004.
- [17] M. T. Niemier, M. J. Kontz, and P. M. Kogge, "A design of and design tools for a novel quantum dot based microprocessor," in *Proceedings 37th Design Automation Conference*, 2000, pp. 227-232.

- [18] R. Tang, F. Zhang, and Y.-B. Kim, "Design metal-dot based QCA circuits using SPICE model," *Microelectronics Journal*, vol. 37, pp. 821-827, 2006.
- [19] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, "QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata," *IEEE Transactions on Nanotechnology*, vol. 3, pp. 26-31, 2004.
- [20] M. Ottavi, L. Schiano, F. Lombardi, and D. Tougaw, "HDLQ: A HDL environment for QCA design," *J. Emerg. Technol. Comput. Syst.*, vol. 2, pp. 243-261, 2006.
- [21] E. Alkaldy, M. Eshghi, L. Kadhom, and K. Navi, "Quantum Dot Cellular Automata models using VHDL-AMS," *Journal of Babylon University_Iraq*, vol. 22, pp. 54-59, 2014.
- [22] S. C. Henderson, E. W. Johnson, J. R. Janulis, and P. D. Tougaw, "Incorporating standard CMOS design Process methodologies into the QCA logic design process," *IEEE Transactions on Nanotechnology*, vol. 3, pp. 2-9, 2004.
- [23] J. Huang, M. Momenzadeh, L. Schiano, M. Ottavi, and F. Lombardi, "Tile-based QCA design using majoritylike logic primitives," *J. Emerg. Technol. Comput. Syst.*, vol. 1, pp. 163-185, 2005.
- [24] J. Huang, M. Momenzadeh, L. Schiano, and F. Lombardi, "Simulation-based design of modular QCA Circuits," in *5th IEEE Conference on Nanotechnology*, 2005., 2005, pp. 533-536 vol. 2.
- [25] H. Jing, M. Momenzadeh, and F. Lombardi, "Defect Tolerance of QCA Tiles," in *Proceedings of the Design Automation & Test in Europe Conference*, 2006, pp. 1-6.
- [26] J. Huang, M. Momenzadeh, and F. Lombardi, "On the Tolerance to Manufacturing Defects in Molecular QCA Tiles for Processing-by-wire," *Journal of Electronic Testing*, vol. 23, pp. 163-174, 2007/06/01 2007.
- [27] V. Vankamamidi, M. Ottavi, and F. Lombardi, "Tile-based design of a serial memory in QCA," presented at the *Proceedings of the 15th ACM Great Lakes symposium on VLSI*, Chicago, Illinois, USA, 2005.
- [28] J. Huang, M. Momenzadeh, and F. Lombardi, "Design of sequential circuits by quantum-dot cellular automata," *Microelectronics Journal*, vol. 38, pp. 525-537, 2007.
- [29] M. Momenzadeh, J. Huang, and F. Lombardi, "Defect characterization and tolerance of QCA sequential devices and circuits," in *20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05)*, 2005, pp. 199-207.
- [30] J. Huang, M. Momenzadeh, and F. Lombardi, "Analysis of missing and additional cell defects in sequential quantum-dot cellular automata," *Integration, the VLSI Journal*, vol. 40, pp. 503-515, 2007.
- [31] M. Choi, Z. Patitz, B. Jin, F. Tao, N. Park, and M. Choi, "Designing layout-timing independent quantum-dot cellular automata (QCA) circuits by global asynchrony," *Journal of Systems Architecture*, vol. 53, pp. 551-567, 2007.
- [32] M. Choi, M. Choi, Z. Patitz, and N. Park, "Efficient and Robust Delay-Insensitive QCA (Quantum-Dot Cellular Automata) Design," in *2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, 2006, pp. 80-88.
- [33] T. Cole and J. C. Lusth, "Quantum-dot cellular automata," *Prog. Quantum Electron*, vol. 25, pp. 165-189, 2001.
- [34] J. C. Lusth, C. B. Hanna, and J. C. D. 1.-V. elez, "Eliminating non-logical states from linear quantum-dot-cellular automata," *Microelectron. J*, vol. 32, pp. 81-84, 2001.
- [35] D. P. Kelly and J. C. Lusth, "Logic devices for partitioned quantum-dot cells," in *Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516)*, 2001, pp. 374-379.
- [36] L. Jie and J. C. Lusth, "3-dimensional configuration to promote timely settling of quantum-dot cellular automata," in *2003 Third IEEE Conference on Nanotechnology*, 2003. *IEEE-NANO 2003.*, 2003, pp. 770-773 vol. 2.
- [37] E. R. Schuchman and J. C. Lusth, "Computing with restricted minima systems," in *Proceedings of the 2nd IEEE Conference on Nanotechnology*, 2003, pp. 359-362.
- [38] K. Walus, R. A. Budiman, and G. A. Jullien, "Split current quantum-dot cellular automata-modeling and simulation," *IEEE Transactions on Nanotechnology*, vol. 3, pp. 249-255, 2004.
- [39] K. K. Yadavalli, A. O. Orlov, J. P. Timler, C. S. Lent, and G. L. Snider, "Fanout gate in quantum-dot cellular automata," *Nanotechnology*, vol. 18, p. 375401, 2007.
- [40] M. Graziano, A. Pulimeno, R. Wang, X. Wei, M. R. Roch, and G. Piccinini, "Process Variability and Electrostatic Analysis of Molecular QCA," *J. Emerg. Technol. Comput. Syst.*, vol. 12, pp. 1-23, 2015.
- [41] J. Timler and C. S. Lent, "Power gain and dissipation in quantum-dot cellular automata," *Journal of Applied Physics*, vol. 91, pp. 823-831, 2002.

- [42] E. N. Ganesh, "Power Analysis of Quantum Cellular Automata Circuits," *Procedia Materials Science*, vol. 10, pp. 381-394, 2015.
- [43] M. Abdullah-Al-Shafi, A. N. Bahar, M. A. Habib, M. M. R. Bhuiyan, F. Ahmad, P. Z. Ahmad, et al., "Designing single layer counter in quantum-dot cellular automata with energy dissipation analysis," *Ain Shams Engineering Journal*, 2017.
- [44] A. N. Bahar, S. Waheed, N. Hossain, and M. Asaduzzaman, "A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis," *Alexandria Engineering Journal*, 2017.
- [45] M. B. Khosroshahy, M. H. Moaiyeri, K. Navi, and N. Bagherzadeh, "An energy and cost efficient majoritybased RAM cell in quantum-dot cellular automata," *Results in Physics*, vol. 7, pp. 3543-3551, 2017.
- [46] M. Naji Asfestani and S. Rasouli Heikalabad, "A unique structure for the multiplexer in quantum-dot cellular automata to create a revolution in design of nanostructures," *Physica B: Condensed Matter*, vol. 512, pp. 91-99, 2017.
- [47] M. Naji Asfestani and S. Rasouli Heikalabad, "A novel multiplexer-based structure for random access memory cell in quantum-dot cellular automata," *Physica B: Condensed Matter*, vol. 521, pp. 162-167, 2017.
- [48] S. R. Kassa, R. K. Nagaria, and R. Karthik, "Energy efficient neoteric design of a 3-input Majority Gate with its implementation and physical proof in Quantum dot Cellular Automata," *Nano Communication Networks*, vol. 15, pp. 28-40, 2018.
- [49] R. Sherizadeh and N. J. Navimipour, "Designing a 2-to-4 decoder on nanoscale based on quantum-dot cellular automata for energy dissipation improving," *Optik*, vol. 158, pp. 477-489, 2018.
- [50] H. Jing, M. Xiaojun, and F. Lombardi, "Energy Analysis of QCA Circuits for Reversible Computing," in *2006 Sixth IEEE Conference on Nanotechnology*, 2006, pp. 39-42.
- [51] X. Ma, J. Huang, and F. Lombardi, "A model for computing and energy dissipation of molecular QCA devices and circuits," *ACM Journal on Emerging Technologies in Computing Systems*, vol. 3, pp. 1-30, 2008. [52] E. P. Blair, E. Yost, and C. S. Lent, "Power dissipation in clocking wires for clocked molecular quantum-dot cellular automata," *Journal of Computational Electronics*, vol. 9, pp. 49-55, 2009.
- [53] M. T. Niemier and A. Rodrigues, "A Potentially Implementable FPGA for Quantum-Dot Cellular Automata," 2002.
- [54] T. Lantz and E. Peskin, "A QCA Implementation of a Configurable Logic Block for an FPGA," in *2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006)*, 2006, pp. 1-10.
- [55] M. A. Amiri, M. Mahdavi, and S. Mirzakuchaki, "QCA implementation of a MUX-Based FPGA CLB," in *2008 International Conference on Nanoscience and Nanotechnology*, 2008, pp. 141-144.
- [56] H. Thapliyal and N. Ranganathan, "Concurrently testable FPGA design for molecular QCA using conservative reversible logic gate," in *2009 IEEE International Symposium on Circuits and Systems*, 2009, pp. 1815-1818.
- [57] C. C. Tung, R. B. Rungta, and E. R. Peskin, "Simulation of a QCA-based CLB and a multi-CLB application," in *2009 International Conference on Field-Programmable Technology*, 2009, pp. 62-69.
- [58] M. Niamat, S. Panuganti, and T. Raviraj, "QCA design and implementation of SRAM based FPGA Configurable Logic Block," in *2010 53rd IEEE International Midwest Symposium on Circuits and Systems*, 2010, pp. 837-840.
- [59] H. Balijepalli and M. Niamat, "Design of a novel Quantum-dot Cellular Automata Field Programmable Gate Array," in *22nd International Conference on Field Programmable Logic and Applications (FPL)*, 2012, pp. 611-614.
- [60] M. Kianpour and R. Sabbaghi-Nadooshan, "A conventional design for CLB implementation of a FPGA in quantum-dot cellular automata (QCA)," presented at the *Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures*, Amsterdam, The Netherlands, 2012.
- [61] M. Kianpour and R. Sabbaghi-Nadooshan, "A conventional design and simulation for CLB implementation of an FPGA quantum-dot cellular automata," *Microprocessors and Microsystems*, vol. 38, pp. 1046-1062, 2014.
- [62] M. Kianpour and R. Sabbaghi-Nadooshan, "A novel quantum-dot cellular automata CLB of FPGA," *Journal of Computational Electronics*, vol. 13, pp. 709-725, 2014.
- [63] B. Sen, M. Goswami, S. Mazumdar, and B. K. Sikdar, "Towards modular design of reliable quantum-dot cellular automata logic circuit using multiplexers," *Computers & Electrical Engineering*, vol. 45, pp. 42-54, 2015.
- [64] A. O. Orlov, R. Kumamuru, R. Ramasubramaniam, C. S. Lent, G. H. Bernstein, and G. L. Snider, "Clocked quantum-dot cellular automata shift register," *Surface Science*, vol. 532-535, pp. 1193-1198, 2003.

- [65] X. Yang, L. Cai, X. Zhao, and N. Zhang, "Design and simulation of sequential circuits in quantum-dot cellular automata: Falling edge-triggered flip-flop and counter study," *Microelectronics Journal*, vol. 41, pp. 56-63, 2010/01/01/ 2010.
- [66] S. Angizi, M. H. Moaiyeri, S. Farrokhi, K. Navi, and N. Bagherzadeh, "Designing quantum-dot cellular automata counters with energy consumption analysis," *Microprocessors and Microsystems*, vol. 39, pp. 512-520, 2015/10/01/ 2015.
- [67] S. Sheikhfaal, K. Navi, S. Angizi, and A. H. Navin, "Designing High Speed Sequential Circuits by QuantumDot Cellular Automata: Memory Cell and Counter Study," *Quantum Matter*, vol. 4, pp. 190-197, // 2015.
- [68] S. Sayedsalehi, M. Rahimi Azghadi, S. Angizi, and K. Navi, "Restoring and non-restoring array divider designs in Quantum-dot Cellular Automata," *Information Sciences*, vol. 311, pp. 86-101, 2015.
- [69] T. Purkayastha, D. De, and T. Chattopadhyay, "Universal shift register implementation using quantum dot cellular automata," *Ain Shams Engineering Journal*, 2016.
- [70] M. M. Abutaleb, "Robust and efficient quantum-dot cellular automata synchronous counters," *Microelectronics Journal*, vol. 61, pp. 6-14, 2017/03/01/ 2017.
- [71] A. H. Majeed, E. Alkaldy, M. S. bin Zainal, and D. Bin Md Nor, "Synchronous Counter Design Using Novel Level Sensitive T-FF in QCA Technology," *Journal of Low Power Electronics and Applications*, vol. 9, 2019.
- [72] M. Sangsefidi, D. Abedi, E. Yoosefi, and M. Karimpour, "High speed and low cost synchronous counter design in quantum-dot cellular automata," *Microelectronics Journal*, vol. 73, pp. 1-11, 2018.
- [73] V. Vankamamidi, M. Ottavi, and F. Lombardi, "A Serial Memory by Quantum-Dot Cellular Automata (QCA)," *IEEE Transactions on Computers*, vol. 57, pp. 606-618, 2008.
- [74] D. Berzon and T. J. Fountain, "A memory design in QCAs using the SQUARES formalism," in *Proceedings Ninth Great Lakes Symposium on VLSI*, 1999, pp. 166-169.
- [75] M. Ottavi, S. Pontarelli, V. Vankamamidi, A. Salsano, and F. Lombardi, "QCA memory with parallel read/serial write: design and analysis," *IEE Proceedings - Circuits, Devices and Systems*, vol. 153, pp. 199-206, 2006.
- [76] M. Ottavi, V. Vankamamidi, F. Lombardi, and S. Pontarelli, "Novel memory designs for QCA implementation," in *5th IEEE Conference on Nanotechnology*, 2005., 2005, pp. 545-548 vol. 2.
- [77] S. Frost, A. Rodrigues, A. Janiszewski, R. T. Rausch, and P. M. Kogge, "Memory in Motion: A Study of Storage Structures in QCA," 2002.
- [78] S. Frost, "Memory architecture for quantum-dot cellular automata," Master's thesis, Univ. Notre Dame, IN, USA, 2005.
- [79] B. Taskin and H. Bo, "Dual-Phase Line-Based QCA Memory Design," in *2006 Sixth IEEE Conference on Nanotechnology*, 2006, pp. 302-305.
- [80] V. Vankamamidi, M. Ottavi, and F. Lombardi, "A line-based parallel memory for QCA implementation," *IEEE Transactions on Nanotechnology*, vol. 4, pp. 690-698, 2005.
- [81] M. Ottavi, L. Schiano, S. Pontarelli, V. Vankamamidi, and F. Lombardi, "Timing Verification of QCA Memory Architectures," in *2006 Sixth IEEE Conference on Nanotechnology*, 2006, pp. 391-394.
- [82] S. Hashemi and K. Navi, "New robust QCA D flip flop and memory structures," *Microelectronics Journal*, vol. 43, pp. 929-940, 2012.
- [83] S. Angizi, S. Sarmadi, S. Sayedsalehi, and K. Navi, "Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata," *Microelectronics Journal*, vol. 46, pp. 43-51, 2015.
- [84] A. H. Majeed, E. Alkaldy, M. Zainal, K. Navi, and D. Nor, "Optimal design of RAM cell using novel 2:1 multiplexer in QCA technology vol. ahead-of-print: *Circuit World*, 2019.
- [85] A. Majeed, E. AlKaldy, and S. Albermany, "An energy-efficient RAM cell based on novel majority gate in QCA technology," *SN Applied Sciences* \$V 1\$, pp. 1-8, 2019.
- [86] K. Walus, A. Vetteth, G. A. Jullien, and V. S. Dimitrov, "RAM Design Using Quantum-Dot Cellular Automata," in *Proc. Nanotechnology Conference and Trade Show*, 2, pp. 160-163, 2003.
- [87] L. H. B. Sardinha, D. S. Silva, M. A. M. Vieira, L. F. M. Vieira, and O. P. Vilela Neto, "TCAM/CAM-QCA: (Ternary) Content Addressable Memory using Quantum-dot Cellular Automata," *Microelectronics Journal*, vol. 46, pp. 563-571, 2015.
- [88] S. R. Heikalabad, A. H. Navin, and M. Hosseinzadeh, "Content addressable memory cell in quantum-dot cellular automata," *Microelectronic Engineering*, vol. 163, pp. 140-150, 2016.
- [89]] Lent, C. S., et al., "Quantum Cellular Automata," *Nanotechnology*, 1993.

- [90] Tougaw, P. D., & Lent, C. S., "Dynamic Behavior of Quantum Cellular Automata," *Journal of Applied Physics*, 1994.
- [90] Walus, K., et al., "QCADesigner: A Rapid Design and Simulation Tool for Quantum-Dot Cellular Automata," *IEEE Transactions on Nanotechnology*, 2003.
- [92] Ahmed, K., et al., "Efficient Design of Adders in Quantum-Dot Cellular Automata," *IEEE Transactions on Nanotechnology*, 2009.
- [93] Srivastava, R., et al., "Efficient Full Subtractor Design Using QCA," *International Journal of Nanoscience and Nanotechnology*, 2012.
- [94] Hashemi, S., et al., "An Optimized Quantum-Dot Cellular Automata Multiplier," *IEEE Nanotechnology Magazine*, 2017.