View of Design and Evaluation of an Optimized CMOS Layout for SRAM with Enhanced Power and Area Efficiency

Return to Article Details Design and Evaluation of an Optimized CMOS Layout for SRAM with Enhanced Power and Area Efficiency Download Download PDF